Introduction
CMOS LSI performance has increased as the device feature sizes have decreased. However, device deviations and operating-condition variations will limit the performance increase. This paper describes a new circuit technique that overcomes this problem.
Although conventional schemes control the substrate bias so that leakage current becomes constant [1] or V dd = 3V th [2] , the proposed scheme controls the bias so that the delay in the circuit stays constant. As a result, the distributions of device speeds are squeezed under fast-operation conditions. And also, this speed-adaptive threshold-voltage CMOS (SA-Vt CMOS) becomes effective at low supply voltage operation. The digital delay locked loop used in this work realizes stable operation.
SA-Vt CMOS Scheme
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High Speed Operation
A strategy for high-speed operation is shown in Thus, the effect of SA-Vt CMOS increases as the gate length is decreased toward 0.1µm level.
Experiments and Results
We fabricate the SA-Vt CMOS by using the 0.25-µm 
Conclusion
Our proposed SA-Vt CMOS scheme keeps the delay of circuits constant by controlling the substrate bias.
It compensates the fluctuation of CMOS devices from 44 to 15%, and increases the operating speed of CMOS circuits from 20 MHz to 55 MHz under worst-case conditions, without exceeding the power dissipation limit.
